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1.     Introduction 
The development of very large scale integration (VLSI) technology, together with the 
ever increasing demand for fully integrated systems containing a larger number of both 
analog and digital circuits on a single chip, has ensured continued interest in analog circuit 
design. In fact, analog circuits such as continuous-time filters, sinusoidal oscillators, analog 
to digital (A/D) and digital to analog (A/D) converters, voltage comparators, current and 
voltage amplifiers, rectifiers, etc. are unavoidably analog circuits, and cannot be realized by 
digital techniques. Moreover, new applications continually appear which require the design 
of new analog topologies to ensure the trade-off between the need for speed and low power 
[1], [2], [3], [4] and [5]. Historically, the operational amplifier has formed the fundamental 
building block in analogue integrated circuit design. More recently, new integrated 
analogue circuit applications have emerged, along with their new performance 
requirements. In analogue circuit design, there is also often a significant demand for 
circuits with a performance suited to digital signal processing applications [6] and [7]. 
Analogue circuit design has historically been viewed as a voltage dominated form of signal 
processing. Only recently, current-mode analog circuits have been used to implement 
analog functionality. In current- mode circuit description, the input and the output are both 
taken in the current form rather than in voltage form. A current- mode signal processor can 
be defined as a circuit in which certain critical parts or all of the circuit use current as the 
preferential active variable, rather than voltage [8] and [9]. At high gains, the constant gain-
bandwidth product of voltage-mode operational amplifier (VOA) circuits limits the 
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bandwidth [10]. Moreover, the large-signal, high frequency is affected by limited slew-rate 
of the operational amplifier [11]. Thus for wide bandwidth, low noise, low distortion and 
fast slew rate applications VOA is not recommended [12] and [13]. 
 
The current-mode approach [14], and [15] which considers the information carried by time-
varying currents, provides a new viewpoint on integrated circuit operation, even if it only 
means examining older circuits with a view towards designing differing solutions to their 
problems. Current-mode circuits provide some significant advantages: Firstly, high 
performance amplifiers are not required as the circuits do not provide a high voltage gain. 
Secondly, they can be designed almost entirely with transistors, thus eliminating the need 
for close tolerance passive components. Therefore, current mode circuits are highly 
compatible with typical digital applications. Additionally, they demonstrate considerable 
speed, bandwidth and accuracy performances [16]. The application of filters and oscillators 
in communication circuits needs extended high frequency performance in fully integrated 
circuit form [17], [18], [19] and [20]. Circuit designers began to search for a more suitable 
active element in order to provide the necessary gain without imposing severe frequency 
limitations due to the fixed gain-bandwidth product [21] and [22]. At the same time, 
endeavors were made to keep the circuitry simple so that it can be realized in IC 
technologies, thereby enabling easy synthesis procedures for active circuits, and hence, 
there are many active building blocks introduced for this purpose. In addition to the 
advancement in current-mode analog signal processing, another particular development is 
the emergence of new current-mode analog building blocks, amongst which the most 
prominent and popular has been the well-known current-mode circuit, the Current-
Feedback Operational Amplifier (CFOA) [23] and [24]. In contrast to the VOA, the CFOA 
can, under certain conditions, amongst other things, exhibit higher bandwidth and better 
signal linearity [25]. Most CFOA applications are concerned with video signal processing. 
This is because of the inherently high differential gain and phase performance, along with 
two other factors. One, for voltage gains up to 10, the CFOA provides a constant closed–
loop bandwidth.  Two, the provision of an extremely high slew-rate. All of these 
characteristics are provided by the asymmetric design of the class–AB input stage, 
sometimes described as a ‘diamond buffer’ which makes the CFOA an extremely useful 
amplifier for video and telecommunication systems. 
 
This paper is primarily concerned with the analysis of the closed-loop output resistance and 
the closed-loop low frequency as well as and D.C. behaviour. In addition to this, the paper 
is also concerned with the study of the theoretically unlimited slew-rate capability of the 
CFOA, which provides a low distortion output for large amplitude, high frequency inputs. 
This paper also critically reviews the techniques for the measurement of key parameters of 
the CFOA. 
 
2. Closed-loop output resistance 
 
This section considers the closed-loop output resistance RO of the CFOA, and its 
relationship to the open-loop output resistance, rO. Using nodal analysis (to find Vo/Io) with 
conductance instead of resistance (GG=1/RG, etc…) 
 
In Fig.1 CFOA is shown configured as a closed-loop inverting amplifier 
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For node Vx: 0)()(  FoxiGx GVVgGV  
 
 0)(  FoFiGx GVGgGV                                                                                           (1)       
 

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Fig.2 illustrates the small-signal equivalent circuit for the calculation of CFOA closed-loop 
output resistance. 
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Figure 1: CFOA configured as a closed-loop inverting amplifier to calculate output 
resistance, RO 
 
 
By definition, 
Ro = Vo/Io 
 
RG Vx RF 
  I 
RL ri 
ro 
RZI Vo 
Io 
 VG shorted for ro measurement 
and simulation 
 
Figure 2: The small-signal equivalent circuit for the calculation of CFOA closed-loop 
output resistance 
 
As shown below in Fig.3 is a simplified form of Fig.2 using Norton’s equivalent.  
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Substitute equation (2) into (3), then,  
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Figure 3: Simplified Norton’s equivalent for Fig.2 
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Thus for Ro, 
 
                              
IO
 
0.1mA 0.2mA 0.3mA 0.4mA 0.5mA 0.6mA 0.7mA 0.8mA 0.9mA 1.0mA 
VO 
-80mV 
-40mV 
0V 
40mV 
 
Figure 4: The plot of VO versus IO for the basic CFOA on closed loop with IQ=0.1mA 
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Now rewrite this in terms of resistances instead of conductances to make it easier to follow: 
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Since, in practice, 
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From previous simulation, )
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This is of the form typical for operational amplifiers, 
LG
r
R oo   
 
where, |LG| is the magnitude of the first-order expression for the low frequency loop gain. 
Normally |LG|>>1 so RO<<rO. This is borne out by the plot in Fig 4: The slope of Fig 4 at a 
given IO gives rO at that IO. Note that there is normally a small inductive component in the 
output impedance because of the presence of emitter-followers at the voltage-follower 
output. This, of course, does not show up in d.c. measurements. 
 
3. Closed-loop low frequency and d.c. behavior 
 
Fig.5 represents the most general amplifier configuration. Thus: 
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For VG=0 it is a non-inverting amplifier, VS being the input; 
for VS=0 it is an inverting amplifier, VG being the input; 
for VS0, VG0 it is a type of differential amplifier;  
for VS=0, RG, VG, but (VG /RG) finite, it is an I/V converter; 
 
At node Vx: 
 
0)()()(  FOxGGxiSx gVVgVVgVV                                                                    (11) 
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At node VO: 
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But, under normal conditions RZgigo >> gF 
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Figure 5: General amplifier 
configuration 
Figure 6:  Macro-modelling the 
circuit of Fig.5 
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Substitute for Vx from equation (16) into equation (12). 
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Now by converting into resistance from conductances, then, 
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Figure 7 shows a simplified version of the Macro-modelling circuit of Fig6. Moreover; 
figure 8 represents an analysis model configuration using Norton’s theory to alter (Rzi) to a 
current generator.   
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Figure 7: Simplified form of Fig.6 
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Figure 8: Analysis model using Norton’s theorem to change (RZi) to a current 
generator 
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Multiply the numerator and the denominator by (RFRG), 
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where, by analogy with the conventional voltage feedback operational amplifier, |LG| is the 
magnitude of the loop-gain (but in this case current loop-gain rather than voltage loop-gain) 
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Having ri ≥ 0 and rO ≥ 0 means a reduced loop gain over that assumed in the conventional 
first-order treatments of the CFOA in which, 
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Figure 9: Model for CFOA voltage offset 
 
Figure.9 illustrates a model of the CFOA voltage offset. An interpretation of this is 
obtained by making VS=0 and inserting a test current I at the inverting input. 
F
Z
F
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R
R
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I
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
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The analysis so far applies to a.c. inputs but can also apply to d.c. offset voltage. This is 
taken into account by making VG=0, and inserting VS=VOS  
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Then, )(
G
GF
osO R
RR
VV

                                                                                             (27) 
The ± signs take with account the uncertainty in the direction of Vos. The general equation 
(23), with the assumption |LG|>>1, leads to two familiar results: 
 
Figure 10: Non-inverting configuration representing equation 
(28) 
Figure 11: Inverting configuration representing equation (29) 
RG 
RF 
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VO 
VO 
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1. 
G
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  for VG=0                                                                                       (28) 
This correspond to the non-inverting mode (Fig.10) 
 
2. 
G
F
GO R
R
VV   for VS=0                                                                                                 (29) 
This corresponds to the inverting mode (Fig.11). However, there is also another result 
which is obtained by putting VS=0, and making VG and RG very large, but finite, so 
Iin=(VG/RG). Then, 
 
FinO RIV                                                                                                                     (30) 
 
This is the case of the I/V converter. Figure.12 illustrates an (I/V) circuit configuration for 
the CFOA 
 
Figure 12: (I/V) circuit configuration representing equation 
(30) 
Iin 
RF 
VO 
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4. Closed-loop frequency response 
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Figure13: Set-up for investigating the effect of rO on bandwidth 
 
The general expression for CFOA closed-loop amplifier response is, 
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This is for low frequencies: to determine the frequency response we must replace (1/RZ) by the 
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frequency-independent: this assumption is examined, further, later) then, the expression, 
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becomes, 
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Hence, 
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For the usual case (RF+rO)<<RZ it is legitimate to approximate this to,  
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or, in the frequency domain, 
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The (–3dB) cut off frequency occurs when the coefficient of j is unity, i.e. at a frequency ƒc 
given by 
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For the simplest case, assumed in first order treatments, rO=0, ri=0, then, 
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However this is only an approximation because, even if ri is neglected (as ri<<RG//RF), rO 
cannot be neglected since it may be comparable with RF for ‘low’ values of RF.    
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The effect of finite ri is to reduce the bandwidth to ƒc´. The amount of reduction depends on 
RG (for a fixed RF) 
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To investigate the effect of rO a simulation SPICE test was carried out using the set-up in 
Fig.13, in which RA is an added resistor and the boxed section now represents the modified 
CFOA. For this arrangement equation (39) should apply with rO replaced by (rO + RA).In 
the test VS=100V (peak) sinusoidal signal. Fig.14, 15, 16, 17, show the frequency 
response for gain magnitude for values of RA (0, 150, 1K, –150). To discuss these 
further we can re-write equation (39) as, 
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Figure14: CFOA (Bandwidth ~ Frequency) for RA=0 
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Figure 15: CFOA (Bandwidth ~ Frequency) for RA=150 
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Figure 16: CFOA (Bandwidth ~ Frequency) for RA= RF=1K 
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Figure 17: CFOA (Bandwidth ~ Frequency) for RA= –150 
 
  RA()  
  (a) (b) 
C (MHz) Simulated 15.2 20.6 
 Calculated  15.3 19.8 
Table 1 
)( AOF
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where K is a constant,  
The effective value of rO can be found by substituting data from Fig.14 (C=17.2MHz, 
RA=0) and Fig.16 (C=9.2MHz, RA=1K): this gives rO=0.15K. 
 
Using this value of rO and the C, (RA=0) of Fig.17 the C was calculated for  
a) RA=150 
b) RA= –150 
 
The calculated results displayed in Table 1 are in good agreement with the simulated values. 
The results suggest an area for further investigation, namely the use of a floating negative 
resistance to increase C. The production of a floating negative resistance in practice is not 
simple but it has been done and used in the design of precision V/I conversion [26].  
 
Note that RA has little effect on gain magnitude. This to be expected since rO in equation 
(39) only affects a small correction term in the expression for gain magnitude (whereas it 
has a direct effect on C). Counter-intuitively; changing the value of RA alters the frequency 
response of the amplifier 
 
In the frequency responses plotted in Fig. 14, 15, 16 and 17 it is shown that the effect of 
varying RA over a range from (–150 to 1K). Highest when RA is (–150), with a wide 
bandwidth of 20MHz. At the other extreme when RA is (1K), the bandwidth is narrowed 
to 9MHz. 
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5. Further observations on the closed-loop frequency response 
 
Since at the inverting input of the CFOA we are looking into the emitters of a 
complementary emitter-follower stage there is a small inductive component Li of input 
impedance at this terminal that has been neglected in this analysis and most previously 
published analyses. Taking this into account we replace ri  by (ri +sLi) in equation (39). 
Then,  
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For the usual case (RF+rO)<<RZ, 
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By inspection this reduces to the form,  
 
]1[
)(
)(
2
21 sXsX
oA
sA

                                                                                                    (47) 
 
X1, X2 being parameter groupings. In the frequency domain, 
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It is apparent that the 2 term can contribute to peaking in the frequency response which is 
observed in practice. Of course, the finite frequency response of the current mirrors and the 
voltage followers, also so far ignored, complicates the matter further.  
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6. Slew rate 
 
 
  IO 
  vD 
  iC2 
  iC1 
iC1 
 ix 
CM 
  VO 
Second gain-stage 
Emitter follower 
output stage 
 
Figure 18: Basic architecture of the VOA 
 
Rise time usually refers to the time it takes for a voltage or current to rise from 10% to 90% 
of its peak value, and generally this is measured before the onset of large signal limiting 
due to slew rate.  Slew rate limiting is a phenomena generally due to current limitations 
feeding a key nodal capacitance and is effectively a disconnect between input and output.  
 
The slew rate S, is the maximum rate of change of the output voltage with time when a 
large-signal step function voltage is applied to the input terminals. The stipulation ‘large-
signal’ inevitably rules out small-signal behaviour. It will be seen that slew rate is limited 
by the amount of current available to charge a dominant internal node capacitance included 
to ensure frequency stability under the closed-loop operation. Consider, first, the case of 
VFOA shown schematically in Fig.18. If vD is a large positive step-voltage, Q1 passes the 
full tail current IO, so ic1IO and ic20. The current mirror CM1 repeats ic1, so the charging 
current for the Miller capacitance, CM, included for closed loop frequency stability, is given 
by, ixIO. 
Hence,
M
O
C
I
S                                                                                                                   (49) 
 
Similarly, if vD is a large negative going step-voltage, 
 
M
O
C
I
S                                                                                                                           (50) 
For the VOA type A741, IO 20A and C30pF. The resulting value of S is less than 
1V/s. Consider next the case of the basic CFOA, a schematic diagram of which is shown 
in Fig. 19. The slew rate for this configuration is sometimes quoted as being virtually 
infinite but definite limits for this do exist as the following brief discussion shows. D1, D2 
in Fig.19 model the input emitter followers. When a large differential voltage vD is applied, 
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in the direction shown, D1 and Q2 tend to cut off and the equivalent circuit for discussing 
slew rate S is that of Fig.20. 
 
 IC1 
 IC2 
 Ibias 
 Ibias 
 vD  CZ   RZ 
  D1 
  D2 
Voltage-follower 
Iin 
 
Figure 19: CFOA schematic for slew-rate discussion 
thus, 
 
M
O
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SSS                                                                                                               (51) 
Q1 is supplied with a step of base current, Ibias, that provides a collector current ic1, which 
can be estimated using transistor charge-control theory [27]. 
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in which: n=c.e. current gain of Q1 at low frequencies; F is a transistor time-constant 
dependent on its geometry and doping levels. Actually F1/T, T being the characteristic 
BJT frequency at which |n |=1. The current ic1 is repeated by the current-mirror CM1 but ix 
is time-related to it. The equation for the voltage rise at point Z is, 
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A limit to slew rate is achieved by setting F =0 and ignoring RZ. 
 
Then,
Z
bias
n C
I
S                                                                                                                (54) 
 
The same result is achieved for a large negative value of vD, in which case D2 and Q1 tend 
to cut off. Clearly, for the same operating current (Ibias=IO) and capacitor, S is much greater 
for the CFOA than the VOA. Typical values for the CFOA normally exceed 200V/s. 
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The maximum value of the slew rate is obviously achieved with the maximum ix and 
highest T, so any improvement over that obtained for the basic CFOA must take these into 
account. Ultimately the current available from the supplies limits the slew rate and this 
depends on supply-lead inductance and resistance. 
 
 Ibias 
vD 
  CZ     RZ vZ 
  ic1 
  ix 
  Z 
Figure 20: Reduced schematic from Fig.19 for a large vD 
 
7. Differential and common-mode operation 
7.1Differential voltage gain, Ad 
 
Fig.21 shows an appropriate measurement circuit for Ad. RF1, RF2 provide d.c. negative 
feedback, necessary to ensure that the CFOA operates in the linear mode. In the small-
signal equivalent circuit of Fig.22, the CFOA is represented by the components within the 
dashed triangle. If over the test-frequency range C2 is chosen so that (1/C2) << (RF1// RF2) 
the ac. feedback is de-activated. 
 
If, furthermore, (1/C1) << (Rin// RF1) and (RF2>>rO), then by inspection, 
 
)
V
V
(A
in
O
d                                                                                                                          (55) 
 
 
  RF2  RF1 
  C2 
          C1 
Figure 21: Measurement circuit for Ad 
  
VP=0 
 
In simulation measurements; RF1=1K; RF2=1K; C1=1000mF; C2=1000mF. Figure 23 
shown below a reduced form of Fig.22 for large values of C1, and C2. 
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RF1 RF2 
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  AdVn 
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  C2   VO  Rin 
  C1 
 Vn 
(–) 
 (+) 
Figure 22: Small signal equivalent circuit 
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  VO 
 Vin  Rin   AdVin  RF1  RF2 
   rO 
Figure 23: Reduced from of (Fig.22) for very large C1, C2  
 
7.2 Common mode gain, Ac, and common mode rejection 
ratio, CMRR,  
 
  R 
  R 
  R 
  R 
  VP 
  Vn 
 
 
VS 
2
VV OS   
2
VS  
 
Figure 24: Circuit to find the CMRR,  
(In tests, R=1K, VS=10mV)  
Fig.24 illustrates a circuit configuration for determining  as far as the CFOA is concerned.  
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In this Ac is the common-mode gain. But, by inspection, 
2
V
V Sp   and 2
VV
V OSn

 . 
Substituting these values in equation (56), [28] gives: 
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Since Ad>>Ac, equation (57) simplifies to equation (58) [29]. 
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A knowledge of Ad and Ac in dB permits a determination of  which is, otherwise, not easy 
to determine. By comparison, a practical measurement of , particularly as a function of 
frequency is somewhat complex. One of these [30] makes use of the fact [31]. Where VOS 
is the offset voltage, discussed in the next section, and VC is the common-mode input 
voltage. The requirement to hold VO constant is what leads to circuit complexity. It should 
be noted that the test circuit of Fig.24 is not appropriate for laboratory tests because of the 
problems of accurate resistor matching [28]. 
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8. Input offset voltage, VOS 
Mobile:  
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RF 
RG 
VO 
VOS test at the  
output pin 
Figure 26: Voltage offset test circuit  
 
Ideally, the d.c. output voltage of a CFOA, like that of a VOA, should be zero when 
differential input voltage is zero [32]. However, because of slight imbalances in the 
amplifier the output voltage of a real CFOA is not zero when the input terminals are at the 
same potential (normally, earth potential) [29]. The magnitude of the voltage that must be 
applied between the input terminals to reduce the output voltage to zero is the input offset 
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voltage (or, differential input offset voltage), VOS. Since it is normally quite small, e.g. a 
few milli volts, measurement of it under laboratory conditions are normally achieved by 
using the CFOA itself to amplify it. The circuit for this is shown in Fig.26, which is also 
used in PSPICE analysis.  
 
It can be shown that subject to normally easily-met parameter relationships [29], 
 
CL
O
OS A
V
V                                                                                                                        (60) 
where ACL= magnitude of closed loop d.c. voltage gain or, 
G
GF
CL R
)R(R
A

  . The plus 
and minus sign allows for the possibilities of the imbalances. Table 2 show convenient test 
choices.  
 
RG RF Gain Offset voltage VOS 
1K 10K 11 
11
V
V OOS 
 
1K 5K 6 
6
V
V OOS 
 
1K 1K 2 
2
V
V OOS 
 
Table 2 Finding VOS from VO for the circuit of Fig.26 
 
9. Unity-gain frequency response 
 
This is a small-signal parameter that defines the frequency at which the a.c. gain is 3dB 
down its d.c/low frequency value [33].  It is normally measured with the CFOA connected 
as a voltage-follower (see Fig.27): a parallel R, C load reduces output noise.   
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Figure 27: Frequency-response measurement circuit 
 
The a.c. unity-gain error is: 
 
)
V
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(61) 
Fig.28 shows how it is determined from simulation. 
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Figure 28: Definition of a.c.-gain error  
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10. Slew Rate testing methodology 
 
This is a large-signal parameter. It defines the magnitude of the maximum rate at which the 
output voltage can change when a large signal voltage is applied to the input. It is expressed 
in V/s [34]. 
 
As in the measurement of the frequency response, the CFOA is connected in the voltage–
follower configuration (Fig.29). A rectangular voltage test pulse of amplitude V and rise 
and fall times tir, tif is applied to the input (Fig.30 a). The resulting output rise and fall times 
are tor, tof, respectively. The slew rate in the positive-going edge is S+, where, 
 
 Measurement circuit for Ad Mobile:  
 
07766397109 
  RF 
  RL 
Vout 
Figure 29: Slew rate measurement circuit  
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V
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(62) 
 
That for negative-going edge is S–, 
 
oft
V
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(63) 
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Figure 30: Waveforms for Fig.29  
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(64) 
 
Since these two parameters may differ, the smaller is taken as defining the slew-rate. To 
determine if ‘large -signal’ conditions apply V can be increased. If S+, S– do not change, 
then V is ‘large’ enough. Similarly to determine if tir, tif are sufficiently small in 
comparison with tor, tof (so they do not play a part in determining) them, tir, tif can be 
doubled. If S+, S– do not change then tir, tif are sufficiently small. A good measurement 
choice is tir (expected tor)/10 and tif (expected tof)/10. 
 
Related to S is the full-power bandwidth p. 
 
11. Input impedances 
11.1 The non-inverting input impedance 
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RF 
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 Vin 
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Figure 31: Test circuit for non-inverting input resistance 
 
The input impedances of the VOA are the normally the same at each of its two input 
terminals because the latter is based on an emitter coupled pair input stage. However, this is 
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not the case for the CFOA because of its different architecture. The CFOA has a 
complementary-pair input stage as a replacement to the traditional long–tail pair input 
design. This means that a slightly different measurement technique has to be used for the 
two inputs.  
 
The magnitude of the input impedance, as a function of frequency, looking in at the non-
inverting input of the CFOA is conveniently measured by connecting the amplifier to 
operate as a voltage-follower with a d.c. input bias voltage of zero volts. A small amplitude 
voltage signal Vin of variable frequency, is applied at the non-inverting input and the 
resulting input current, I+, measured (Fig.31) 
Then, 

  I
V
|Z| in)i(                                                                                                              (65) 
From a plot of |Zi(+)| versus frequency, the input impedance can be interpreted as a parallel 
combination of resistance and capacitance. 
 
11. 2. Inverting input impedance 
 
Fig.32 shows a convenient test circuit for measuring the magnitude, |Zi(–)|, of the impedance 
looking in at the inverting input terminal. As in the case of the measurement of |Zi(+)|, Vin is 
a voltage signal of variable frequency, but now Vin is reduced in amplitude by the presence 
of RG, RF. This is necessary because VI, the potential difference between the input terminals 
must be small to limit the magnitude of I(–). 

  I
V
|Z| I)i(                                                                                                                         (66) 
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Figure 32: Test circuit for the inverting input impedance 
 
12. Z-point impedance 
The circuit of Fig.33 was used to obtain simulation results for the open-loop output 
impedances of the current-mirror section of the CFOA (i.e. Z-node). This determines the 
transimpedance of the CFOA, and also has a direct effect on the output impedance of the 
amplifier. A sinusoidal signal, Vx, of 0.1V peak amplitude is applied, as shown, when the 
d.c. bias level of the current-mirror output is zero. This ensures that the current-mirrors 
operate in the linear region. The resulting current, Ix, is measured then output impedance is 
given by the ratio Vx/Ix. The magnitude of this ratio is plotted as a function of frequency. 
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Figure 33: Measuring the output resistances at Z-node 
 
13. Open-loop output resistance, rO 
The measurement of open-loop output impedance and, hence, output resistance, rO, presents 
some difficulties [35]. Referring to Fig.33, if the non-inverting input of the CFOA is 
earthed and there is no feedback, the high output resistance of the two current-mirrors 
causes the Z-node to assume a potential corresponding to the simulation voltage of either 
CM1 or CM2, depending on whether the output current CM1 (nominally equal to that of 
CM2) is greater or less than that of CM2. 
 
To overcome this problem it is necessary to apply at Z-node a direct current, from an 
infinite impedance source, of such a magnitude and direction as is required to restore the 
d.c. voltage at Z-node to zero. The output impedance of the CFOA is then found by 
applying a small current change at the output of the voltage follower, observing the 
resulting voltage change, and forming the appropriate ratio 
 
14. Conclusion 
An op-amp that has a non-linear effect can cause a degradation in input referred noise and 
slew rate performance. This paper looked at the theoretical study of the slew rate and 
evaluation of the architectural differences between the conventional VOA, and the 
conventional CFOA in order to fully understand how op-amps behave dynamically. In the 
VOA, when a sinusoidal waveform is applied to the input, the output is expected to be a 
reproduction of the shape of the input signal. Unfortunately, this is not the case due mainly 
to the fact that the VOA architecture provides inherent limitations in the slew rate. The 
design of the input stage of the VOA is a transconductance block with a classical long-tail 
pair input. The VOA topology shows a compensation capacitor CZ, and high impedance 
node where the voltage gain is produced. Now the transconductance of the VOA is slew-
rate limited due to the current available to charge or discharge CZ which is the bias current 
(Ibais=Io) of this stage. The transconductance of the VOA will obviously provide an output 
saturation level, which causes limited slew-rate capability. As a result, an output waveform 
is distorted by this effect, and the amplitude will be reduced. 
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The theoretical absence of slew-rate limiting is one of the CFOA’s attractive features. 
This arises from the fact that the maximum current, IO, available to charge the internal 
capacitance CZ, at the onset of a step is proportional to the step, regardless of its size. The 
time constant ( CZ RF) must be constant. The slew rate of a current feedback op-amp will 
only be finally limited by the maximum value of the current drive into the base of the 
transistors, which is set by the (Ibias) current value. A high slew rate is obtained as a result 
of using the current as a feedback error signal. Slew-rate limiting is a major cause of high-
frequency distortion in high frequency amplifiers that are handling the output signal levels. 
In this paper, the theoretical study indicates that in the CFOA, the non-saturation 
transconductance (gm) provides a theoretically unlimited slew-rate capability, so that the 
CFOA gives low distortion for large amplitude, high frequency inputs. In practice, the 
slew-rate is governed by the power-supply’s ability to deliver sufficient current to the class-
AB complementary pair, and by the power dissipation in the circuit. 
 
The CFOA exhibits an almost constant closed-loop bandwidth for closed-loop voltage 
gains. The critical study in this paper shows that it is necessary to set both the closed-loop 
bandwidth RF and to set the gain RG. A typical value for RF would be between (750 to 
2.5K), as CFOA manufacturers recommend. The results again show the unique feature of 
the CFOA design, which has made the bandwidth remain constant as a function of the 
closed-loop gain. In CFOA, the designer must be careful in deciding how to use a reactive 
feedback element (such as in the case of the integrator operation), because the closed loop 
pole must be lower in frequency than any reactive component poles when it is connected 
directly from the input to the output, in order to insure stability in the closed-loop operation 
for all gain settings. Otherwise, if the designers are not careful, the domain pole can be 
shifted too close to the secondary pole, and oscillation might occur as a result. These 
characteristics are due to the CFOA asymmetric class-AB input stage, which make it a very 
suitable amplifier for video signal processing. The theoretical performance of the CFOA in 
terms of bandwidth has been looked at and the author has suggested that the effect of the 
output impedance on the bandwidth could be further investigated by future researchers. 
This paper also consider techniques for the measurement of key parameters of the CFOA: 
PSPICE simulation software was developed for this purpose. 
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